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Abstract—A novel structure distributed active transformer
(DAT), which significantly reduces the coupling from the DAT
to the feed line is demonstrated. A grounded guard line is im-
plemented to isolate the feed line from the magnetic field of
the DAT. The measured result of the DAT on a GaAs substrate
shows a 10.5-dB reduction in the coupling. To reduce DAT loss,
an air-bridge connected double primary DAT structure is im-
plemented. The DAT at 2 GHz shows a 0.7-dB loss reduction in
comparison to the conventional DAT. The improved DAT per-
formance is related to the reduced metal resistance and closer
coupling between the primary and secondary loops without any
increase in the DAT area.
Index Terms—Circular geometry, distributed active trans-
former (DAT), magnetic coupling reduction, passive loss reduc-
tion, power amplifier, power combining.
I. INTRODUCTION
THE increasing demand for mobile communications re-quires a highly integrated, low-cost, and highly efficient
RF power amplifiers. A silicon technology is a promising
choice for high-volume production, and numerous monolithic
integrated silicon RF power amplifiers have been reported.
However, several attempts have demonstrated that the perfor-
mances of a fully integrated power amplifiers using conven-
tional design topologies do not meet the efficiency and power
level required by many applications, such as cellular phones,
indicating that an integrated power amplifiers with high output
power and high power-added efficiency (PAE) at a low supply
voltage is a real challenge. Therefore, a fully integrated power
amplifier in silicon with good output power, efficiency, and
linearity has been one of the major obstacles in today’s pursuit
of a single-chip radio with an integrated power amplifier and
transceiver. The first successful demonstration of a watt-level
gigahertz-range power amplifier in silicon integrated circuits
(ICs) has been reported recently by Aoki et al. at the California
Institute of Technology (Caltech), Pasadena. In the circuit
technique, a circular-geometry distributed active transformer
(DAT) [1], [2] elegantly combines power serially, boosting up
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the impedance level and reducing circuit loss on the conduc-
tive Si substrate in a fully integrated topology. Also, the low
breakdown voltage of the short-channel MOS transistor and
thermal dissipation problem have been solved by the structure.
Despite these advantages, the DAT still has some drawbacks,
which are unavoidable structural characteristics. The DAT,
shown in Fig. 1, consists of four parts, which are: 1) feed lines
to drive the signal to the base or gate of each power transistors;
2) the transistors to generate ac current on the primary loop;
3) a distributed primary loop to collect the ac current from the
devices and to generate magnetic fields; and 4) a single-turn
secondary loop to couple the magnetic field and deliver it to the
load. There are two problems with this circuit topology. The
first problem is the DAT to feed-line coupling. The input feed
lines of this amplifier pass through the inside of the DAT where
a strong magnetic field is created. The consequential magnetic
coupling generates positive feedback, which might be fatal to
amplifier stability, and asymmetry in the push/pull input if not
suppressed properly. The asymmetry might be further enhanced
by process-related asymmetries, and the performance can be
degraded significantly. We can see the oscillation tendency of
the magnetic coupling between the DAT and feed line from
the gain curve of measured results in [1]. The second problem
is the passive circuit loss of the DAT mostly caused by metal
resistance and substrate conductance, which is a decisive factor
in the power-amplifier efficiency. In this study, the feed-line
isolation from the magnetic coupling and the DAT loss are
greatly improved using the novel structure DAT. Although we
have analyzed DAT performances and demonstrated them by a
DAT on the GaAs substrate, the results can be applied to the
DAT on the Si substrate without loss of generality.
II. FEED-LINE ISOLATION FROM THE MAGNETIC FIELD
Here, the principle for the feed-line isolation from the mag-
netic field is explained. Two types of prototypes are also de-
signed and fabricated to confirm the principle.
A. Principle of Feed-Line Isolation
Fig. 2(a) shows the magnetic coupling from the slabs to feed
line known as Faraday’s law of electromagnetic induction [3]
(1)
where
induced in circuit by contour
(2)
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(a)
(b)
Fig. 1. (a) Illustration of distributed active-transformer. (b) Its corresponding
electrical diagram.
magnetic flux crossing surface
(3)
In Fig. 2, the length of slabs and feed line are 1.5 mm. Two
slabs are separated by 1 mm. The widths of the slabs and feed
line are 120 and 10 m, respectively. The feed line is placed
at the middle of the two slabs. The induced electromotive force
(EMF) generates a current in the feed line. Fig. 2(b) is similar
to Fig. 2(a), but the grounded lines are included. The induced
EMF by the two slabs generates currents in the feed line and
two grounded lines. This situation can be regarded as two shunt
resistors connected to a voltage source. In this case, most of
the current flows through the lower resistor. By this principle,
Fig. 2. Two different feed-line configurations and their simulated results.
(a) Normal feed line. (b) Feed line with grounded guard lines. (c) Simulated
feed-line output powers from feed line versus input power to slabs.
most of the induced current flows through the grounded lines.
Therefore, these grounded guard lines can be regarded as a mag-
netic-field shielding block. The induced currents of the struc-
tures are simulated using the SONNET electromagnetic simu-
lator [4] and the results are depicted in Fig. 2(c). The magnetic
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Fig. 3. Guarded feed-line structure and the simulated results for coupling to
feed lines (a) The structure composed of two slabs, two feed lines, and two
grounded guard lines. (b) Simulated results of center-positioned feed-line case.
(c) Simulated results of 40-m right-shifted feed-lines case.
coupling could be reduced over 13 dB, depending on the struc-
ture arrangement.
B. Feed-Line Isolation From the Magnetic Field Created by
the Slabs
The shielding technique is applied to our feeding line, as
shown in Fig. 3(a). It consists of two wide slabs, two narrow
feed-lines, and two grounded guard lines. Quasi-three-dimen-
sional (3-D) simulation using SONNET and circuit simulation
using ADS [5] have been performed on the complete structure
TABLE I
PROCESS PARAMETERS ON A TYPICAL GaAs SUBSTRATE
as a part of the design cycle to verify the performance of the
structures at 2 GHz. The process parameters used in the simu-
lation are summarized in Table I.
The sizes of the slabs and lines in Fig. 3 are identical to
the section A case. The supplied currents flow upward in the
left-hand-side slab and the right-hand-side feed line, and flow
downward in the right-hand-side slab and left-hand-side feed
line. The current amplitudes and directions are represented by
the arrow-headed solid lines and the induced currents on the
feed lines are represented by the arrow-headed dashed lines, as
shown in Fig. 3(a). As the power in the slab increases, the in-
duced current also increases. The induced current flows in the
oppose direction to the change in the linking magnetic field,
which is known as Lenz’s law. The left-hand-side feed line is
closer to the left-hand-side slab than the right-hand-side slab
and the resultant induced current flows downward after cancel-
lation of the two induced currents. The resultant induced current
in the right-hand-side feed-line will flow upward in a similar
manner. As can be seen in Fig. 3(b), the induced output power in
the line, without grounded guard lines, increased approximately
0.5 dB when the power-level difference between the slabs and
feed lines increases to 25 dB. In the real power-amplifier oper-
ation, this power-level difference is identical to the gain of the
power amplifier, and the horizontal axis is placed as gain. With
the guard lines, the feed-line output power level is increased
by 0.2 dB, which is lower by 0.3 dB. To test the applicability
of the guard lines for the process variation, the feed lines are
shifted 40 m to the right-hand-side direction from the center
position, making both the feed lines closer to the right-hand-side
slab than the left-hand-side slab and perform the same test. In
this case, the induced currents in both feed lines flow upward,
the opposite direction to the current in the right-hand-side slab.
Since the applied current direction on the right-hand-side feed
line is the same as the induced current, but the current on the
left-hand-side feed line is opposite to the induced current, the
total current in the right-hand-side feed line is increased and that
of left-hand-side feed line is decreased, as shown in Fig. 3(c).
Using the guard lines suppress the feed-line output power de-
viation 1 dB, a 4.4-dB improvement compared to the no-guard
line case of 5.4 dB. To confirm the simulation results, 40- m
shifted lines are fabricated on a GaAs substrate, as shown in
Fig. 4. In addition to the above design, one other design with
long air-bridge connected grounded guard lines is also fabri-
cated, as shown in Fig. 4(c). Fig. 4(d) shows the measured data.
Due to the guard line, the feed-line output power deviations is
reduced to 0.9 dB from 5.2 dB of the nongrounded guard line
case at a power level difference of 25 dB. The deviation becomes
further reduced to 0.1 dB when the guard lines are connected to
each other by the air bridge. These results clearly indicate that
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Fig. 4. Micrographs of the feed lines and measured results. (a) Feed lines
without grounded guard lines. (b) Feed lines with grounded guard lines. (c) Feed
lines with air-bridge-connected grounded guard lines. (d) Measured results of
the three cases.
the shield effect of the grounded guard line is excellent, regard-
less of structure asymmetry.
C. Feed-Line Isolation From the Magnetic Field of the DAT
The DAT circuit consists of two parts, i.e., a primary loop
for driving ac current around the structure generating magnetic
fields, and a secondary loop for coupling the magnetic field to
deliver the power to the load. The typical structure and current
flows are depicted in Fig. 1. represent transistors. The
collectors or drains of the transistors are connected to the pri-
mary loop and the four terminals of the feed lines are connected
to the bases or gates of the transistors to supply input power. The
current in the primary loop is driven by two push/pull transistor
pairs, i.e., transistor Q1-Q4 and Q2-Q3. The magnetic field gen-
erated by the primary loop current creates the induced current
on the secondary loop. When a clockwise current flows in the
primary loop, the induced current in the secondary loop flows
in a counterclockwise direction. In the DAT, the feed lines are
placed inside the primary loop, and due to the magnetic coupling
from the primary loop, the power levels of the feed lines are de-
viated from the balance input. We can classify the feed lines
into two groups according to their direction—called horizontal
feed lines—placed from the right- to left-hand sides, and ver-
tical feed lines placed from top to bottom. The vertical feed lines
are twice as long as the horizontal feed lines. Hence, the dom-
inant magnetic coupling arises between the primary loop and
vertical feed lines. The only vertical slabs, placed from top to
bottom, participate in the magnetic coupling with vertical feed
lines because the horizontal slabs cross the vertical feed lines at
right angles. Therefore, most of the feed-line coupling problem
is the magnetic coupling between the vertical slabs and vertical
feed lines, which is identical to the magnetic coupling between
vertical slabs and vertical feed lines depicted in Fig. 3. Hence,
using the grounded guard line, the magnetic coupling can be
reduced drastically. We have built two DATs with and without
guard lines and the microphotographs are shown in Fig. 5(a) and
(b), respectively. The process parameters are the same as Table I,
except for the thicker substrate with 470 m. For a clear distinc-
tion between the two cases, the vertical feed lines are shifted
40 m from the center to the right-hand side. The measured re-
sults of the DATs for power level difference of 25 dB are shown
in Fig. 5(c). These results suggest that the effect of the grounded
guard line is consistent. For the reduction of the horizontal mag-
netic coupling, a horizontally placed grounded line can addition-
ally be inserted in the DAT.
III. DAT LOSS REDUCTION
A. Design and Fabrication of Novel DAT Structure
The DAT is a rather large-size component and a compact DAT
with a low loss is a primary design factor for power amplifiers.
In this study, we have a fixed DAT area as 1.2 1.2 mm and the
process parameters in Table I, except for a substrate thickness
of 470 m and metal resistivity of 10 m sq, and optimized the
structure for a low loss. The important design parameters are a
low metallic loss and tight magnetic coupling by a large mutual
inductance. If two neighboring closed loops ( and ) with
currents of and form surfaces and with magnetic
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Fig. 5. Micrographs of two DATs and measured results. (a) Micrograph of the
DAT without grounded guard lines. (b) Micrograph of the DAT with grounded
guard lines. (c) Measured results for two DATs.
fields of and , respectively, the mutual inductance of the
structure can be represented as follows [3]:
(4)
where is called the mutual flux, which is represented by
(5)
Fig. 6. Micrographs of the fabricated DATs. (a) Micrograph of a conventional
DAT structure. (b) Micrograph of a novel DAT structure.
To maximize the magnetic coupling under a constant primary
current, the distance between the primary loop and center of the
secondary loop must be as small as possible and the area of the
secondary loop must be as large as possible. The widths of the
primary and secondary loops should be wide to reduce metallic
loss, resulting in a large-size DAT. Therefore, the widths of
each loop should be optimized for a given size constraint. Using
SONNET for the structure in Fig. 6(a), the upper group of lines
in Fig. 7(a) represents the simulation result. The optimum pri-
mary- and secondary-loop widths are 120 and 100 m, respec-
tively, under the fixed DAT area of 1.2 1.2 mm with a min-
imum loss of 1.54 dB. To reduce the DAT loss further, we have
enlarged the width of the primary loop through the upper space
of the secondary loop. To realize it, we insert a sub-primary loop
inside the secondary loop and connect it with the primary loop
using wide air bridges, covering half of the girth as shown in
Fig. 6(b). The width of the sub-primary loop is restricted to as
narrow as possible for maintaining the effective secondary loop
area. The new DAT delivers a far better performance because
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Fig. 7. Simulated and measured results of two DATs. (a) Simulated result with
DAT loop width variation. (b) Measured results of DAT loss with frequency
variation.
the effective metal loss and the distance from the primary-
to secondary-loop center are reduced without sacrifice of the
secondary-loop size. The lower group of Fig. 7(a) represents
SONNET simulation result of the structure. The minimum loss
is determined as approximately 0.88 dB when the widths of the
primary and secondary loops are both 60 m. To verify these
results, two DATs are fabricated on a GaAs substrate. They have
the same primary and secondary widths of 120 and 100 m,
respectively, but different structures, one as shown in Fig. 6(a)
and the other as shown in Fig. 6(b). The process parameters are
the same as Table I, except a substrate thickness of 470 m and
a metal resistivity of 10 m sq. The measured results of the
fabricated DATs are shown in the Fig. 7(b). The minimum loss
of the conventional DAT is 1.58 dB, and that of the new DAT is
0.86 dB, a 0.72-dB improvement. The improvement of the loss
is similar to the simulated result of 0.66 dB. The results cannot
be the same because the substrate thickness, metal resistivity,
and roughness are slightly different from each other. We can
still see a big improvement in DAT losses. These loss reduction
methods can be extended to the other applications such as
transformers, baluns, and inductors, which need a low loss.
B. Theoretical Analysis of the DAT
The DAT is identical to a single-turn coupled-inductor
transformer. Hence, analyzing the standard transformer model,
we can obtain the basic parameters for the DAT such as input
Fig. 8. (a) Model for the transformer with two single-turn loops. (b) Calculated
results for DAT loss versus Q .
impedance, circuit loss, optimal output impedance for mini-
mizing the DAT loss, etc. Fig. 8(a) shows the equivalent model
of transformer, where the lossy inductors of the transformer
are modeled by the equivalent series resistors and and
net inductances and [6]. The magnetic field created by
the port-1 current through the primary inductor gener-
ates a voltage in the secondary inductor . – relationship
equations including input, output impedances, and transformer
characteristics can be represented by
(6)
(7)
(8)
where is the input impedance, is the output
impedance, and is the mutual inductance. For ease of
manipulation, all and have been represented in terms of
as follows:
(9)
(10)
(11)
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From (9), the real part and imaginary parts of the input
impedance are given by
(12)
(13)
We can represent , the power delivered into port 1 of the net-
work, and , the power delivered to the load as follows:
Real
(14)
Real
(15)
The transformer efficiency is the ratio of and and the
transformer loss in decibels can easily be obtained from it as
follows:
(16)
Loss (dB)
(17)
To minimize DAT loss, should resonate at the op-
erating frequency, i.e.,
(18)
This can be realized using a shunt capacitance in the transformer
output terminal. For the case, the equation is simplified as fol-
lows:
(19)
To obtain the optimum value of for the minimum loss,
(19) is differentiated in terms of and the differential
should be zero as follows:
(20)
For the optimum , the maximum efficiency is given by
(21)
As is already known, the quality factors and of the pri-
mary and secondary inductors are represented in terms of
and by
(22)
(23)
For the sake of simplicity, we can define a new quality factor for
the mutual inductance as follows:
(24)
From the above equations, we can rearrange the output and input
impedances for the minimum DAT loss as follows:
(25)
(26)
(27)
(28)
The load impedance originates from antenna impedance, typ-
ically 50 , and the input impedance should be matched to
the transistor output impedance. Using a shunt capacitance and
bonding wire at the transformer output terminal, 50 , typical
antenna impedance, can be easily converted to the optimum
output impedance and, using a shunt capacitance at the trans-
former input terminal, the transformer input impedance can be
converted to the transistor impedance. In some cases, a further
structure optimization can be applied to obtain better values of
and , which make the above impedance converting
easier at the expense of a slight transformer loss. By applying
the mutual quality factor to (21), the maximum efficiency
can be represented as follows:
(29)
This is a monotonously increasing function of . Therefore,
to obtain maximum efficiency, we must have as high as pos-
sible. The mutual inductance m is closely related to the amount
of magnetic coupling between two loops and the strength of the
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magnetic field inside the secondary loop. Hence, we can repre-
sent m as , where is a secondary loop area and
is the effective distance from the primary loop to the center of
the secondary loop. To calculate m precisely, an accurate model
of m is needed, but we want to verify the loss difference between
the novel DAT and the conventional one. Hence, the only impor-
tant factor is not the exact value of , but the ratio of for
the two cases, and , for this purpose, can be approximated
as . All parameters for calculating
of the conventional DAT, , , and can be approx-
imated as
(30)
(31)
(32)
(33)
The widths and lengths are properly described in Fig. 6(a) and
(b). Considering that half of the primary loop is covered with
an air bridge, the parameters of the new type of DAT can be
represented as
(34)
(35)
(36)
(37)
For the sake of simplicity, we omit all subscripts representing
“conv” or “new” and we define another parameter, i.e., , to
represent the ratio of mutual quality factor of the new type DAT
to that of the conventional DAT as follows:
(38)
By inserting fabrication parameters, can be calculated as
(39)
The losses of DATs are calculated as a function of
and depicted in Fig. 8(b). Around , the loss of
the conventional DAT is approximately 1.6 dB, and that of the
new DAT with is 0.9 dB, a 0.7-dB improvement at
2 GHz. This result agrees very well with the measured results
shown in Fig. 7(b). We have simulated the above structure with
a metal resistivity of 6.1 m sq, 4 m lower than fabricated
one, and the result shows that the loss of the conventional DAT
is approximately 1.0 dB, and that of the new DAT is 0.57 dB,
a 0.43-dB improvement. This result agrees with the calculated
result shown in Fig. 8(b), which is around . The
metal resistivity can be achieved easily with a thicker layer. Al-
though we have carried out experiments using the GaAs DAT,
one can apply our results to the DAT on an Si substrate because
the only difference between the two DATs is the substrate loss,
which is related to .
IV. CONCLUSIONS
Two ideas that drastically improve DAT performances have
been represented and also realized. Using the grounded guard
lines along the feed lines, the feed line can be isolated from
the strong magnetic field generated by the DAT. The measure-
ment data shows approximately 10.5-dB improvement using the
proposed structure. Using the air-bridge connected double pri-
mary DAT structure, the DAT loss can be reduced significantly
without any increase in the DAT area. Measured results shows
0.72-dB loss reduction at 2 GHz.
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